Abstract: A family of two reactive-power compensator circuit is presented. A general model of some basic linear elements and switching function blocks is developed first. Then the two proposed compensator circuits are derived from the generalised model. The proposed circuits are capable of supplying leading as well as lagging reactive currents in stepless variation without using an inverter configuration. The switching frequency is in the range of 2.5 kHz and the largest capacitor utilised does not exceed 60 mF. The generated reactive current, in either the leading or lagging modes, contains less than 2% total harmonic distortion.
Introduction
The need for smooth, harmonic-free reactive power compensators has been addressed by many publications and has attracted a great deal of interest [1, 2] . The main reason for such interest is the nature of recent loads and applications where a wide range of stepless reactive power supplies is required. The stepwise control and basic stepless control are provided by some of the conventional methods [3] [4] [5] [6] , such as some types of thyristor control reactors (TCR) and thyristor switched capacitors (TSC). These have the disadvantages of the large number of parallel capacitors required as well as the generation of current harmonics. Also conventional methods are slow to respond to sudden changes of reactive power [7, 8] . The control of the conventional techniques is based on phase control of thyristor circuits. The operating frequency in this case is the supply frequency (50/60 Hz) and the amount of harmonics generated is very large [7] .
Modified systems using inverter configurations have been proposed in the past, as reviewed in [7] [8] [9] [10] . These techniques overcome the basic stepless control of the TSC and TCR circuits but fall short in the fact that they require high switching frequencies (in excess of 15-20 kHz) and a large value of DC link capacitor (B4700 mF) [7] . The inverter configuration reactive compensator is normally used as a current-shaping circuit in order to inject/draw currents into/ from the supply with predetermined waveforms [7] [8] [9] . This compensator current is computed from the undesired current components (usually combining active filtering and reactive power compensation applications) [7] , in addition to the necessary charging/discharging current to compensate for the voltage fluctuations across the DC-link capacitor. This control method is generally called the 'constant capacitor voltage technique' [7] [8] [9] . Moreover, for single-phase applications, the inverter requires four power semiconductor switches of the same rating as the load.
The work presented in this paper is an investigation of a new general model circuit, which can be used for stepless reactive-power compensation at a switching frequency in the range of 2.5 kHz without the presence of large values of DClink capacitors. It requires only a maximum of 60 mF. The main idea behind the small capacitance used in switchedcapacitor circuits is that the capacitor is not used to smooth the voltage across its terminals to its DC value as is the case for inverter configurations. Instead, it is used to smooth the voltage across its terminals to a fundamental 50 Hz voltage waveshape. The action of the switches in switched-capacitor circuits is to allow both the fundamental component of current as well as harmonics of the order of 2.5 kHz through the capacitors. The main role of the capacitor in this case is to attenuate only the high-frequency (2.5 kHz) harmonic voltages across its terminals but not the fundamental (50 Hz). In the case of inverter circuits [11] , the action of the switches is to allow a strong low-frequency (100 Hz) current through the DC-link capacitor. The main role of the capacitor in this case is to attenuate any harmonic voltage ripple across its terminals down to the order of the 50 Hz fundamental frequency. Obviously, the capacitor (B4700 mF) required to smooth the inverter DC-link voltage to a pure DC value is much higher than the case of switched capacitor circuits where the capacitor (60 mF) is only smoothing much higher harmonics (2.5 kHz).
From the proposed general model two specific circuits are developed; class A and class B. The two circuits are capable of generating smoothly varied leading and lagging reactivepower with minimum total harmonic distortion (THD) (less than 2%).
The paper presents merely the concept of the switched capacitor circuits as applied to reactive power control. The demonstrated results concern only the capabilities of the circuit in the open loop. Further work for addressing the control problem is required and is outside the scope of the paper (using online/offline optimisation techniques as well as non-uniform and statistical PWM techniques).
General model for reactive-power compensator circuit
In this general model, a capacitor with a series semiconductor switch is the basic building block. As shown in Fig. 1a , a number of these basic building blocks are placed in parallel and connected to the mains via an inductor L. It is assumed that there are neither overlapping nor dead periods between the switching functions of the switches (i.e. only one switch may be active at any one instant of time) as shown in Fig. 1b, ensuring 
Note that the function F i inside the integral is mandatory, as when a capacitor is not connected to the circuit (one terminal is opened with the switch), it will not accumulate any charge and hence its voltage will not change. This is guaranteed by the presence of F i inside the integral. On the other hand, the presence of F i outside the integral ensures that only one capacitor voltage is added to the sum (since only one switch is connected at any one instant of time).
Equations (1) and (2) are used to deduce a mathematical 'block diagram' model for the operation of the general circuit in Fig. 1a . This mathematical 'block diagram' is illustrated in Fig. 2 , and is modelled in the following way:
The line current i(t) is diverted from one branch to another multiplied by F 1 (t), F 2 (t) , y, F N (t) and converted
Every voltage V c1 (t), V c2 (t), y, or V cN (t) is multiplied by the appropriate F 1 (t), F 2 (t), y, or F N (t) to develop V sw (t). This is carried out through one of the modulator M 12 , M 22 , y, or M N2 and then through the adder 'A 1 '.
The voltage across the inductor V L (t) is then evaluated by subtracting V sw (t) from V in (t), through the adder 'A 2 '.
Finally, the integrator G L converts V L (t) back to i(t) and the whole sequence is repeated.
A unified expression for V sw (t) in (2) can be given as:
The switching function F r (t) in (3) is a pulse function and can be expressed by the sum of sinusoids, according to the Fourier series, as [11] :
where K 0r ¼ duty cycle of the switch 'r'; K nr ¼ sin nd r =np; È r ðtÞ ¼ 2 P 1 n¼1 K nr cosðno s t À nyÞ; d r ¼ half the 'on' period of the switch; o s ¼ switching angular frequency, 2pf s ; and y ¼ the phase angle of the switching function with respect to V in (t).
Fig. 1 General model of proposed VAR circuit and its switching functions a Circuit diagram b Switching functions
The switching functions F 1 (t), F 2 (t), y, F N (t) have no overlap or dead periods (as mentioned earlier), therefore X N r¼1 F r ðtÞ ¼ 1 ð5Þ
For reactive power generation the switched part of the circuit must develop a voltage V sw (t) at the power frequency with a larger magnitude than V in (t) for a leading inductor current or a smaller magnitude than V in (t) for a lagging inductor current, as shown in Fig. 3 , depending on the switching pattern and the values of the capacitors. The two extreme cases are shown in Fig. 3 for lossless systems. The switching function F r (t) should be chosen so that V sw (t) (the voltage across the switched part of the circuit) has very few or no harmonics. This can be achieved if F r (t) occurs at high frequency [11] . For a switching frequency 'm' times the fundamental frequency (50 Hz or 60 Hz), the lowest harmonics in the line current (above the fundamental) are of order 'm71'. The current in each capacitor will contain in this case the same order harmonics after the first modulation (M 11 , M 21 , y, or M N1 in Fig. 2 ). These current harmonics will produce voltage harmonics across each capacitor. These voltage harmonics are heavily attenuated if the switching frequency is much higher than the fundamental frequency, i.e. 'm ) 1'. During the second modulation process (M 12 , M 22 , y, or M N2 in Fig. 2 ), the voltage across each capacitor is modulated by the corresponding switching function in order to produce V sw (t).
For reactive power generation the line current, i(t), must be a pure sinusoid. Any presence of current harmonics adds to the degradation of the quality of the produced reactive power. In general the line current can be expressed as:
where o ¼ mains angular frequency, 2pf. The ripple part (or harmonic currents) in the above equation is:
The phase delay of the line ripple current is set by both the phase delay y of the switching function and the presence of losses in the circuit. The losses are very small in these circuits, as will be shown in the experimental results, and they are neglected in the analysis. The phase delay of the switching function is set to zero; it has no effect on the performance of the compensator as far as reactive power is concerned. Furthermore, the best control is achieved by setting the phase angle of the switching functions to zero,
Leading mod e Lagging mode Fig. 3 Ideal phasor relationships between V in (t), V L (t), V sw (t), and i(t) in general model of proposed VAR circuit y ¼ 01 [11] . For the purpose of this analysis and for all practical purposes the ripple current is limited to the first two harmonics; they are cosine terms with no phase delay. By setting y mn71 to zero, the ripple current becomes:
Substituting F r (t) (4), and i(t) (6) into V sw (t) (3) and expanding:
The voltage across the rth capacitor in (8) is given by the result of the integral. It is observed that the first term, K 0r I 1 cos ot, is a fundamental component and the third term, È r ðtÞi ripple ðtÞ, contributes to the fundamental by a component I 1H (t); the rest constitute high-frequency ripple components of the order 2nm71. These high-frequency terms will be attenuated by a harmonic impedance (2mn71)oC r ; the harmonic impedance of each capacitor and for practical purposes can be neglected by virtue of the high switching frequency (o s ) and the large value of the capacitance (C r ). Hence the capacitor voltage is approximated to the fundamental component and the rest of the voltage harmonics are neglected:
The fundamental component of the switching function F r (t) is the only component which contributes to the fundamental current and it can be expressed as: (9) is the contribution of the harmonic line current to the capacitor fundamental current. It can be expressed from the 3rd term of (8) as:
By applying simple trigonometry and selecting the fundamental components only:
Replacing I 1H (t) from (10) in (9) and integrating
The voltage across the rth capacitor is given by the integral of (9), and by considering I 1H (t) in (10), V Cr (t) can be expressed as:
where 1=oC r is replaced by X Cr . The peak voltage across the rth capacitor in (12) is given by
Since 
Class A compensator
The Class A compensator consists of two branches and, in implementing this circuit, each bidirectional switch is realised by two unidirectional switches that are independently controlled to avoid the problems associated with the switching delays of semiconductor devices (dead times and overlaps). Therefore S 1 is implemented using IGBTs 'T A ' and 'T B ' while S 2 is implemented using IGBTs 'T C ' and 'T D ', as shown in Fig. 4a . The current in the Class A compensator is controlled independently in each direction so that IGBTs T A and T C conduct the current during the positive half-cycle and IGBTs T B and T D conduct the current during the negative half-cycle. By introducing overlaps in the driving signals of the IGBTs a secure continuous path of the inductor current is provided and short circuiting of the inductor is avoided, as illustrated Fig. 4b . The two switches (S 1 and S 2 ) are operating in antiparallel, i.e. F 1 ðtÞ ¼ 1 À F 2 ðtÞ ð 16Þ Equation (16) implies that:
By setting N ¼ 2 (two branches) in (14), V sw (t) can be expressed as:
Collecting terms,
ð17Þ Equation (1) can now be written for the Class A compensator in matrix form using (15) and (17).
Equation (18) can be simplified by introducing the following terms:
Equation (19) is solved by Cramer's rule [12] to give the perunit impedance X 1 =X L (Fig. 5) , and the level of current harmonics P m À 1 and P m+1 (Fig. 6a) of the Class A compensator. The wide smooth variations of the capacitive impedance (hence the reactive power) of Class A compensators can be seen from Fig. 5 . Figure 6a shows that the percentage of the maximum harmonics (P m71 ) will occur at 0.25 and 0.75 duty cycles with values not more than 1.4% of the fundamental component. By considering the two dominant line harmonics (I m71 ), the total harmonic distortion is o2%.
The choice of capacitor and inductor values obviously influences the range of the generated reactive power. A good range of reactive power can be generated when X C1 is six times X L . The harmonics generated from such range is less than 1.4% of the fundamental, as shown in Fig. 6b .
The overvoltage ratio (OVR) can be defined as the ratio of the peak voltage across the switch to the peak value of the mains voltage: where V s1( peak) is the peak voltage across the switch S 1 and V P is the peak mains voltage. For Class A compensators the voltage across any one of the two switches is the difference between the two capacitor voltages, V C1 (t) À V C2 (t). It follows from (13) that the peak voltage across any of the two switches can be expressed as:
Substituting X C2 by HX C1 (H ¼ X C2 /X C1 ) in the above expression and dividing both sides by I 1 , yields:
Replacing I 1 with (V P /X 1 ):
From the matrix in (19), the terms P m+1 and P m À 1 are calculated using Cramer's rule [12] . These terms are used in (21) to calculate the OVR. Table 1 shows that the OVR of the semiconductor switches can be only as high as 1.3 times the supply voltage; i.e. for 240 V RMS the voltage rating of the switch is about 440 V. Such voltage rating is not high and is very common in all different types of semiconductor switches. The operating frequency of the switches should be around 2.5 kHz (50 times the supply frequency). Below this frequency the harmonic levels will be increased, as shown in Fig. 7 , and beyond this frequency, higher switching losses will be introduced.
Class B compensator
In some applications a lagging reactive compensation is also required. As will be shown in this Section, a Class B compensator (Fig. 8) is capable of providing both leading and lagging reactive powers (at different values of duty cycle). The circuit consists of two branches, one with a switch and a capacitor and the other with just a switch. The whole circuit is connected to the mains via an inductor. The two bidirectional switches operate in anti-parallel (each bidirectional switch is replaced by two unidirectional switches, which are independently controlled in a similar 
Since only one branch contains a capacitor, (14) in the general model can be altered to:
Equation (1) can now be written for the Class B compensator in a matrix form using (15) and (22):
The term G can be redefined so that: G ¼ X C =X L . P m+1 and P m À 1 are the same as in Class A compensators. Equation (23) can now be simplified to:
Equation (24) is solved by Cramer's rule [12] to give the perunit impedance X 1 =X L (Fig. 9) . From Fig. 9 , it can be seen that the circuit is capable of producing a leading reactive power (0-0.3 duty cycle) and a lagging reactive power (0.3-1 duty cycle). Figure 10a shows that the percentage of the maximum harmonic level (P m71 ) is 0.75% occurring at 0.35 duty cycle. By considering the two dominant line harmonics (I m71 ), the total harmonic distortion is o1%. Again in Class B compensators, the choice of the capacitance and inductance obviously influences the range of the generated reactive power. A good range of leading and lagging reactive power can be generated when X C is twice X L . The harmonics generated from such a range are less than 0.75% of the fundamental, as shown in Fig. 10b .
For Class B compensators, the voltage across any one of the two switches (in the off state) is the capacitor voltage V C (t). It follows from (13) that the peak voltage across any of the two switches can be expressed as:
Dividing both sides by I 1 :
The terms P m+1 and P m À 1 from the matrix in (24) are calculated using Cramer's rule [12] . These terms are used in (25) to calculate the OVR. Table 2 shows that the OVR of the semiconductor switches can be limited to four times the supply voltage (assuming that the operation of this circuit is occurring at r0.26 or Z0.37 duty cycles). It is obvious that the circuit will approach the resonance phenomenon between 0.26 and 0.37 duty cycles and such a range of duty cycle should be avoided. The operating frequency of the switches in Class B compensators is similar to that in Class A (2.5 kHz). Again, below this frequency the harmonics levels will increase, as shown in Fig. 11 , and beyond this frequency higher switching losses will be introduced.
Experimental results
The two circuits for Class A and Class B compensators were designed with the following values: Figure 12a shows the experimental results for the Class A compensator. The switching frequency was deliberately selected at 400 Hz so that the P m À 1 and P m+1 harmonics (7th and 9th) can be clearly illustrated. Figure 12b shows similar results for the Class B compensator at 90% duty cycle so that the compensator current is inductive (see Fig. 9 ).
The effect of smoothing the capacitor voltage waveform is clear in the supply current waveforms with the reduced amount of harmonic content, as shown in the waveforms of Fig. 12b . Almost 901 phase shift is achieved for both leading and lagging power factors.
With respect to the transient response, the circuit is operating on a minimum switching frequency of 2.5 kHz. Hence the control command addressed to the circuit would be changed according to the control requirements (not discussed in this paper) within 400 ms. This is well within the required response times for power system components.
Conclusions
Two reactive power compensator circuits are introduced in this paper. A Class A compensator is capable of generating wide range of leading reactive power with very low total harmonic distortion ( o1.25%). A Class B compensator is capable of generating leading as well as lagging reactive powers and also with very low total harmonic distortion. The switching function technique is used in analysing the two compensator circuits. The main advantage of applying this technique is that the voltage across the semiconductor switches can easily be derived. This is important particularly in Class B compensators where care has to be taken in choosing the operating duty cycle in order to avoid the resonance phenomenon (Table 2 ). An experimental prototype was constructed for the two compensators. Close agreement between experimental and simulation results demonstrates that a variable leading and lagging reactive power can be generated with minimum total harmonic distortion.
The proposed circuits control reactive power in a stepless manner. They avoid the main problems with inverter-type circuits (DC-link capacitor, high switching frequency and number of active switches). The THD resulting from the operation of the circuit at its full range is well below 2%, which is power quality friendly.
The typical application for such circuits would be for large commercial office buildings (with air conditioning) and on factory interfaces where the reactive power change is not very fast. This is very important since the main characteristic of the circuit is the lower number of switches (as compared to inverter configurations, normally termed as stepless var compensators), which would be more economical for larger power applications. This way the circuit would not only be suitable for distributed small loads but also for larger combinations of load. These aspects render the proposed circuit much more economical than other configurations for such applications.
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